



Using (GPU) Accelerators in HEP Software

Attila Krasznahorkay





• An overview of computing and accelerators

- \circ $\;$ And why HEP is interested in them
- Programming heterogeneous/GPU hardware
 - Including some amount of technicalities

(High Performance) Computing in 2021



- Computing has been getting more and more complicated in the last decades
 - A modern CPU has a very complicated design, Ο mainly to make sure that (our!) imperfect programs would execute fast on it
- Complexity shows up both "inside of single computers", but also in the structure of computing clusters
 - A modern computing cluster has different Ο nodes connected to each other in a non-trivial network
- All the added complexity is there to achieve the highest possible theoretical throughput "for certain calculations" on these machines





Intel® Skvlake™

(High Performance) Computing in 2021





- Supercomputers **all** use accelerators
- Which come in many shapes and sizes
 - NVidia GPUs are the most readily available in Ο general, used/will be in Summit, Perlmutter, LEONARDO and MeluXina
 - AMD GPUs are not used too widely in Ο comparison, but will be in Frontier, El Capitan and LUMI
 - Intel GPUs are used even less at the moment, \cap but will get center stage in Aurora
 - FPGAs are getting more and more attention, Ο and if anything, they are even more tricky to write (good) code for
- Beside HPCs, commercial cloud providers also offer an increasingly heterogeneous infrastructure

Why Should HEP Care?





- As described in
 - <u>CERN-LHCC-2020-015</u>, being able to process the data collected in <u>LHC</u> <u>Run 4</u> (and beyond) in <u>ATLAS</u>

requires major software developments

- In order to fit into our "CPU budget", we need to consider new approaches in our data processing
- One of these areas is to look at non-CPU resources

Multiprocessing, Multithreading

- "Simple" applications are almost always single threaded
 - This is what you get by default out of most programming languages. A single execution thread performing tasks one by one.
- Luckily many tasks in HEP are embarrassingly parallel
 - We can just start N instances of the application, all doing different things.
- Usually (at least in HEP) when memory usage becomes an issue, the application needs to become multi-threaded
 - Where a single process executes calculations on multiple threads in parallel.







(CPU vs. GPU) Multithreading



- Multithreading can be done in a lot of different ways. It all depends on what your code is doing exactly.
- But in general we can categorise them as:
 - Parallelising similar / the same calculations on multiple data
 - Similar to SIMD (SIMT). Relatively easily portable to GPUs.
 - Can be expressed using either in-language constructs (for instance in C++) or "pragmas" (for instance in Fortran)

```
float a[ size ] = ...;
tbb::parallel_for(
    tbb::blocked_range<std::size_t>(0, size),
    [&a](...){...});
```

- Running independent calculations in parallel
 - This is mostly called "task based multi-threading". Much more difficult to port to GPUs.

```
tbb::task_group tg;
tg.run( [...](...){...});
tg.run( [...](...){...});
tg.wait();
```

• In HEP we overwhelmingly use task based multithreading...









Accelerators / GPGPUs



- General Purpose GPUs (GPGPUs) can achieve very high theoretical FLOPs because they have a lot of units for performing floating point calculations
- But unlike CPUs, these cores are not independent of each other
 - Control units exist for large groups of computing cores, forcing the cores to all do the same thing at any given time
 - Memory caching is implemented in a much simpler way for these computing cores than for CPUs
- Coming even close to the theoretical limits of accelerators is only possible with purpose designed algorithms



HEP Software



- Most (but not absolutely all) HEP software is written in C++ these days
 - We even agreed on a single platform (<u>Threading Building Blocks</u>) for our multithreading
- LHC experiments, mostly driven by their (our...) memory hungry applications, are all migrating to multithreaded workflows by now
 - ATLAS will use a multithreaded framework for triggering and reconstructing its data during LHC Run-3
 - However smaller HEP/NP experiments are still happily using multiprocessing to parallelise their data processing
- It is in this context that we are looking towards upgrading our software to use non-x86 computing as well

Heterogeneous Hardware

Modern GPUs

				L1 Instru	iction Ca	che				
		L0 In	struction C	ache				L0 Ir	nstruction C	ache
Warp Scheduler (32 thread/clk)					Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk)					
Dispatch Unit (32 thread/clk)										
Register File (16,384 x 32-bit)				Register File (16,384 x 32-bit)						
INT32 INT	132 FP32	FP32	FP64		INT32	2 INT32	FP32	FP32	FP64	
INT32 INT	F32 FP32	FP32	FP64		INT32	2 INT32	FP32	FP32	FP64	
INT32 INT	132 FP32	FP32	FP64		INT32	2 INT32	FP32	FP32	FP64	
INT32 INT	132 FP32	FP32	FP64	TENSOR CORE	INT32	2 INT32	FP32	FP32	FP64	TENSOR CORE
INT32 INT	132 FP32	FP32	FP64	TENSOR CORE	INT32	2 INT32	FP32	FP32	FP64	LASON CORE
INT32 INT	132 FP32	FP32	FP64		INT32	2 INT32	FP32	FP32	FP64	
INT32 INT	132 FP32	FP32	FP64		INT32	2 INT32	FP32	FP32	FP64	
INT32 INT	132 FP32	FP32	FP64		INT32	2 INT32	FP32	FP32	FP64	
LD/ L	.D/ LD/	LD/ ST	LD/ LD/ ST ST	LD/ LD/ SFU	LD/	LD/	LD/ ST	LD/ ST	LD/ LD/ ST ST	LD/ LD/ SFU
Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)					Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)					
	Reg									
INT32 INT	Reg 132 FP32	FP32	FP64		INT32	2 INT32	FP32	FP32	FP64	
INT32 INT INT32 INT	Reg 132 FP32 132 FP32	FP32 FP32	FP64 FP64		INT32	2 INT32 2 INT32	FP32 FP32	FP32 FP32	FP64 FP64	
INT32 INT INT32 INT INT32 INT	Reg 132 FP32 132 FP32 132 FP32	FP32 FP32 FP32	FP64 FP64 FP64		INT32 INT32 INT32	2 INT32 2 INT32 2 INT32	FP32 FP32 FP32	FP32 FP32 FP32	FP64 FP64 FP64	
INT32 INT INT32 INT INT32 INT INT32 INT	Reg 132 FP32 132 FP32 132 FP32 132 FP32 132 FP32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32	2 INT32 2 INT32 2 INT32 2 INT32 2 INT32	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64	TENSOR CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	Reg 132 FP32 132 FP32 133 FP32 134 FP32 134 FP32 134 FP32 135 FP32 135 FP32 136 FP32 136 FP32 137 FP32 137 FP32 138 FP32 1	FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32	2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64	TENSOR CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	Reg 132 FP32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32	2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	Reg 132 FP32 133 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32	2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	Reg 132 FP32 132 FP32 132 FP32 132 FP32 132 FP32 132 FP32 133 FP32 134 FP32 135 FP32 136 FP32 137 FP32 138 FP32 139 FP32 132 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32	2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	Reg 132 FP32 133 FP32 134 FP32 135 FP32 136 FP32 137 FP32 138 FP32 139 FP32 130 FP32 131 FP32 132 FP32 133 FP32 134 FP32 135 FP32 136 FP32 137 FP32 138 FP32 139 FP32 <td< td=""><td>FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32</td><td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td><td>TENSOR CORE</td><td>INT3: INT3: INT3: INT3: INT3: INT3: INT3: INT3: LO/</td><td>2 INT32 2 INT32</td><td>FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32</td><td>FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32</td><td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td><td>TENSOR CORE</td></td<>	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE	INT3: INT3: INT3: INT3: INT3: INT3: INT3: INT3: LO/	2 INT32 2 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	Reg 132 FP32 133 FP32 134 FP32 135 FP32 132 FP32 133 FP32 134 FP32 135 ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 LD/ LD/ ST ST	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 2 INT32 3 INT3	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	TENSOR CORE

- CERN
- Just like modern CPUs, modern GPUs have been getting more and more complicated
- Similar to advanced CPU instructions, they have purpose-built units for performing specific tasks
 - High-throughput 16/32/64-bit integer/floating point calculations
 - Multi-dimensional matrix (tensor) operations
 - Ray-tracing operations
- Unfortunately just as how we struggle to use SSE/AVX instructions in our CPU code, we will likely struggle using Tensor/RT cores 😕

Memory Management



- Modern CPUs have a very complicated memory management system
 - Which we can in most cases avoid knowing about
- GPUs have a complicated system of their own
 - However this we can not avoid knowing more about to use GPUs efficiently
 - Most importantly, no implicit/automatic caching is happening on GPUs
- In some cases however you can get away with not knowing everything
 - For a performance penalty...





The Future of CPUs/GPUs (?)





Skylake + FPGA on Purley



- Power for FPGA is drawn from socket & requires modified Purley platform specs
- Platform Modifications include Stackup, Clock, Power Delivery, Debug, Power up/down sequence, Misc IO pins (see BOM cost section)

Cores	Up to 28C with Intel® HT Technology				
FPGA	Altera ^a Arria 10 GX 1150				
Socket TDP	Shared socket TDP Up to 165W SKL & Up to 90W FPGA				
Socket	Socket P				
Scalability	Up to 25 - with SKL-SP or SKL + FPGA SKUs				
PCH	Lewisburg: DMI3 – 4 lanes; 14xUSB2 ports Up to: 10xUSB3; 14xSATA3; 20xPCIe*3 New: Innovation Engine, 4x10GbE ports, Intel® QuickAssist Technology				
	For CPU	For FPGA			
Memory	6 channels DDR4 RDIMM, LRDIMM,	Low latency access to system memory via UPI & PCIe Interconnect			
	2666 1DPC, 2133, 2400 2DPC				
Intel [®] UPI	2 channels (10.4, 9.6 GT/s)	1 channel (9.6 GT/s)			
	PCIe* 3.0 (8.0, 5.0, 2.5 GT/s)	PCIe* 3.0 (8.0, 5.0, 2.5 GT/s)			
PCIe*	32 lanes per CPU Bifurcation support x16, x8, x4	16 lanes per FPGA Bifurcation support: x8			
High Speed Serial Interface		2xPCle 3.0 x8			
Different board lesign based on HSSI config)	N/A	Direct Ethernet (4x10 GbE, 2x40 GbE, 10x10 GbE, 2x25 GbE)			

Is quite uncertain...

- These days even the future of x86 seems to be in some jeopardy
- Heterogeneous seems to be the key
 - Some CPUs already have different cores, meant for different tasks
 - CPU+GPU combinations will likely become more and more popular in HPCs
 - Making it possible to manage the memory of applications more easily
 - GPUs are not even the only game in town
 - "FPGA inserts" may become a part of future high-performance CPUs/GPUs...

Programming Languages





- Just as with "CPU languages", there is no single language for writing accelerator code with
 - But while HEP settled on C++ for CPUs, at this point the whole community just can't settle on a single language for accelerators yet
- However most of these languages are at least C/C++ based
 - But unfortunately each of them have different capabilities



- Multiple projects are underway for hiding this complexity from the programmers (<u>Kokkos</u>, <u>Alpaka</u>, <u>Thrust</u>, <u>Parallel STL</u>, etc.)
 - In the US <u>HEP-CCE</u> is looking at this, but mostly as a bystander...
 - Eventually the goal is to make heterogeneous programming part of the ISO C++ standard, but that won't realistically happen before the 2030s

CUDA

- NVidia/CUDA is the most established player in this game
 - As such they have the most support in existing applications, the best documentation, etc.
- Originally designed as a C language/library
 - Over the years getting more and more C++ support
 - By now supporting even some C++17 features in "device code", including some "light amount" of virtualisation
- Practically only supported on NVidia hardware



// If no CUDA device is available, complain. int nCudaDevices = 0; CUDA_CHECK(cudaGetDeviceCount(&nCudaDevices)); if(nCudaDevices == 0) { return;

CUDA_CHECK(cudaDeviceSynchronize());

// Free the memory on the device.
CUDA_CHECK(cudaFree(deviceArray));
return;

ROCm / HIP



mespace { global void hipLinearTransform(std::size t size, float* data, float a, float b) { const std::size t index = hipBlockIdx x * hipBlockDim x + hipThreadIdx x: if(index >= size) { data[index] = a * data[index] + b; void linearTransform(int deviceId, std::vector< float >& data, float a, float b) { HIP CHECK(hipSetDevice(deviceId)): float* deviceData = nullptr: const std::size t dataSize = data.size() * sizeof(float); HIP CHECK(hipMalloc(&deviceData, dataSize)): HIP CHECK(hipMemcpy(deviceData, data.data(), dataSize, hipMemcpyHostToDevice)); static constexpr int blockSize = 256: const int numBlocks = (data.size() + blockSize - 1) / blockSize; static constexpr int sharedMem = 0; static constexpr hipStream t stream = nullptr: hipLaunchKernelGGL(hipLinearTransform, numBlocks, blockSize, sharedMem, stream. data.size(). deviceData. a. b): HIP CHECK(hipGetLastError()); HIP CHECK(hipDeviceSynchronize());

// Copy the memory back from the device. HIP_CHECK(hipMemcpy(data.data(), deviceData, dataSize, hipMemcpyDeviceToHost)); // Free the memory on the device. HIP_CHECK(hipFree(deviceData));

Is basically a copy-paste of CUDA

- The concepts are all the same
- CUDA functions exist in 99% in HIP, with a slightly different name
- Support/documentation is far inferior to that of CUDA
- Code written in HIP is relatively easy to compile for both AMD and NVidia backends



oneAPI / SYCL



- Intel's answer to the programming language question
- Unlike CUDA, does not require an oneAPI extension of the C++ language
 - Which means that it's possible to provide support for SYCL code using "a library" with any compiler
 - As long as GPU support is not required
- Very strong design-wise, built on top of the latest C++ capabilities
- Technically it's possible to compile SYCL code for Intel (CPU, GPU, FPGA), NVidia and AMD backends
 - However the AMD backend's support is at least questionable...

```
// Create a vector array that would be manipulated.
     std::vector< float > dummyArray;
     static const std::size t ARRAY SIZE = 10000;
     dummyArray.reserve( ARRAY SIZE );
     static const float ARRAY ELEMENT = 3.141592f;
     for( std::size_t i = 0; i < ARRAY_SIZE; ++i ) {</pre>
        dummyArray.push back( ARRAY ELEMENT );
     // Set up a SYCL buffer on top of this STL object.
     cl::sycl::buffer< cl::sycl::cl float > buffer( dummyArray.begin(),
                                                     dummvArray.end() );
     // Set up the SYCL queue.
     cl::sycl::queue queue( m deviceSelector );
     cl::sycl::range< 1 > workItems( buffer.get count() );
#ifndef TRISYCL CL SYCL HPP
     // Let the user know what device the calculation is running on.
     const cl::sycl::device& device = queue.get device();
     ATH MSG DEBUG( "Using device "
                    << device.get_info< cl::sycl::info::device::name >()
                    << device.get info< cl::sycl::info::device::version >()
#endif // not TRISYCL CL SYCL HPP
     // Multiply these values using SYCL.
     static const float MULTIPLIER = 1.23f:
     queue.submit( [&]( cl::sycl::handler& handler ) {
            auto acc =
              buffer.get access< cl::sycl::access::mode::read write >( handler );
           handler.parallel for< class SYCLMultiply >( workItems,
               [=]( cl::sycl::id< 1 > id ) {
                 acc[ id ] *= MULTIPLIER;
```

Software Installation



- The pecking order is much the same here as in all other areas
- Beside macOS (which is a longer story itself...) CUDA can be used practically anywhere
- oneAPI, being a much newer project, has been focusing on a smaller number of Linux distributions and on Windows
 - macOS support is almost for sure to come eventually
- ROCm/HIP is only supported on Linux
 - And is in general the most finicky to install correctly
- Since setting them up correctly can be a chore, I spent the time a while ago to create a Docker image that holds all of them side by side
 - <u>https://gitlab.cern.ch/akraszna/atlas-gpu-devel-env</u>

Attila Krasznahorkay > 🔞 ATLAS GPU Development Environment



↔ 39 Commits 🖞 2 Branches 🖉 14 Tags 🔯 4.4 MB Files 📄 91.3 MB Storage 🖋 10 Releases Docker configuration for building an image that can be used for developing GPU code for ATLAS. ① ∽ ★ Unstar 2 ¥ Fork 1

C++20 and Beyond



Memory resources

Memory resources implement memory allocation strategies that can be used by std::pmr::polymorphic_allocator

Defined in namespace std::pmr					
memory_resource(C++17)	an abstract interface for classes that encapsulate memory resources (class)				
<pre>new_delete_resource(C++17)</pre>	returns a static program-wide std::pmr::memory_resource that uses the global operator new and operator delete to allocate and deallocate memory (function)				
<pre>null_memory_resource(C++17)</pre>	returns a static std::pmr::memory_resource that performs no allocation (function)				
<pre>get_default_resource(C++17)</pre>	<pre>gets the default std::pmr::memory_resource (function)</pre>				
<pre>set_default_resource(C++17)</pre>	<pre>sets the default std::pmr::memory_resource (function)</pre>				
<pre>pool_options(C++17)</pre>	a set of constructor options for pool resources (class)				
<pre>synchronized_pool_resource(C++17)</pre>	a thread-safe std::pmr::memory_resource for managing allocations in pools of different block sizes (class)				
unsynchronized_pool_resource(C++17)	a thread-unsafe std::pmr::memory_resource for managing allocations in pools of different block sizes (class)				
<pre>monotonic_buffer_resource(C++17)</pre>	a special-purpose std::pmr::memory_resource that releases the allocated memory only when the resource is destroyed (class)				

- Both Intel and NVidia are hard at work to extend the ISO C++ standard according to their own taste
 - In practice so far the CUDA and SYCL languages/concepts are moving closer to each other
 - SYCL adopted the same (simple) memory management style used by CUDA
 - CUDA is looking towards declaring device code in-situ, much like SYCL does
- With C++17/20 one can already make use of some advanced memory handling features

Writing Code

Disclaimer



• From here on out I will be using CUDA in my examples

- Anybody starting to write code for GPUs should just look at CUDA at first. As it gives the widest range of programming options at the moment.
- All described concepts are available in ROCm/HIP and oneAPI/SYCL as well, just with slightly different incantations

Host Code ↔ Device Code



- On first order when you compile x86_64 code on one machine, that will run on another x86_64 machine as well
 - However this is mostly because we tend not to use advanced (SSE, AVX) instructions in HEP code
 - If you do, managing your code can become a whole lot more complicated.

nvcc ... -arch sm 50 ...

- See for instance: <u>https://gcc.gnu.org/onlinedocs/gcc/Function-Multiversioning.html</u>
- Since GPU hardware evolved much more rapidly recently than CPU hardware, most of the time you don't ship binary "device code" with your application
 - Instead the application would hold some sort of "intermediate representation" of your code, which could be assembled into machine code for the GPU(s) at runtime
 - But even with this, you still need to specify which "compute capability" you want to support as a minimum by your code
 - This is a bit specific to NVidia hardware at the moment. AMD and Intel don't have a long enough hardware history yet for this to be an issue...



A Trivial Example



```
qlobal
void myKernel( std::size t size, const float* input, float* result, float a, int b ) {
   const std::size t index = blockIdx.x * blockDim.x + threadIdx.x;
   if( index >= size ) {
      return;
   result[ index ] = input[ index ] * a + b;
int main() {
   static const std::size t ARRAY SIZE = 1e6;
  float *input = nullptr, *output = nullptr;
   CUDA ERROR CHECK( cudaMallocManaged( & input, ARRAY SIZE * sizeof( float ) );
   CUDA ERROR CHECK( cudaMallocManaged( &output, ARRAY SIZE * sizeof( float ) );
   fillWithData( input );
   static const int threadsPerBlock = 1024;
   const int nBlocks = ( ( ARRAY SIZE + threadsPerBlock - 1 ) / threadsPerBlock );
   myKernel<<< nBlocks, threadsPerBlock >>>( ARRAY SIZE, input, output, 1.23f, 34 );
   CUDA ERROR CHECK( cudaGetLastError() );
   CUDA ERROR CHECK ( cudaDeviceSynchronize() );
   . . .
   return 0;
```

(Explicit) Memory Management



In your code you always need to explicitly differentiate between "device" and "host" memory

- While integrated GPUs may use "host" memory directly, your code should never assume this. The runtime can skip explicit memory copies if they are not necessary.
- All of this is nothing magic, all of the memory management happens in the same way as in ISO C
 - The only tricky thing is that you always get pointers for "device memory" that can never be valid in host code, and vice versa.

```
// Allocate memory on the host.
static const std::size_t ARRAY_SIZE = 100;
int* hostArray = new int[ ARRAY_SIZE ];
```

```
// Clean up.
delete[] hostArray;
cudaFree( deviceArray );
```

(Automatic) Memory Management



```
    All languages also support managing your 
memory for you
```

- In this setup the same amount of memory is allocated in "host" and "device" memory
 - At runtime memory copies are initiated through "page faults" when the CUDA runtime detects that the code is about to access memory that is not in sync "with the other side"
- Setting up your code like this during development is an excellent choice
 - Can cut down a lot on coding, when you're mainly interested in developing your algorithm.
- But it provides much worse performance than explicit memory management in most cases!

```
// Allocate managed memory.
static const std::size_t ARRAY_SIZE = 100;
int* array = nullptr;
cudaMallocManaged(
    &array, ARRAY_SIZE * sizeof( int ) );
```

```
// Use the memory from the host.
array[ 21 ] = 1.23f;
```

```
// Use the array in device code.
gpuCode<<< ARRAY_SIZE, 1 >>>(
    ARRAY_SIZE, array);
```

```
// Clean up.
cudaFree( array );
```

Aided Memory Management



- Once you write a slightly larger piece of code, you should think of using code designed to help with memory management
 - Solutions exist in Kokkos, in Alpaka, and in many other places
- Things usually become complicated once you need jagged arrays in your code
 - \circ Which happens to be a thing that I myself am currently involved in writing code for \clubsuit

acts-pr	oject / vecm	em				⊘ Watch + 3	
> Code	() Issues	ີ1] Pull requ	ests 4 🖓 Discussions 🕞 Ac	tions 🕕 Security 🗠 Insights 🛞 Settings			
			12 main - 12 4 branches 🗞 0 ta	Go to file Add file -	🛓 Code 🗸	About ®	
			krasznaa Merge pull request #46 fr	rom acts-project/TestCleanup-main-20210312 🗸 be24065 6 hours ago	165 commits	classes.	
		.devcontainer		Added a DevContainer configuration for building all possible parts of	last month	Readme	
			github/workflows	Make Github Actions workflows compatible with act	14 days ago	최초 MPL-2.0 License	
			.vscode	Merge branch 'main' into sycl-cmake-config-main-20210212	last month		
			Cmake	Updated/added tests for vecmem::static_vector.	4 days ago	Releases	
			Core	Taught vecmem::static_vector how to handle a zero sized storage.	3 days ago	No releases published Create a new release	
			🖿 cuda	Move the memory resource header up a level	4 days ago		
			hip hip	Move the memory resource header up a level	4 days ago	Packages	
			i sycl	Move the memory resource header up a level	4 days ago	No packages published	
	tests		tests	Added a missing dependency on GoogleTest to the common library.	2 days ago	Publish your first package	
			.gitattributes	Taught GitHub and VSCode about the .sycl file-extension.	last month	Contributors	
	🗅 .gitignore		.gitignore	Added a DevContainer configuration for building all possible parts of	last month		
			CMakeLists.txt	Stopped including the VecMem CMake modules with their absolute paths.	last month	krasznaa Attila Krasznahorkay	
			LICENSE	Adding the first commit, with a README and a LICENSE file.	last month	Stephenswat Stephen Nicholas Sw	
			C README.md	Adding the first commit, with a README and a LICENSE file.	last month		

Device / Kernel Code



- Once you moved some data to your GPU, you want to do something with it
- You need to provide a function that would be started in all GPU threads
 - The function can ask for the identifiers of the thread that it is executing in, and perform its task accordingly
- Threads may be started for "invalid" identifiers as well!
 - Your code **must** check whether the ID that it has should be done anything for

```
// "Kernel" function
 qlobal
void gpuCode( std::size t size,
              float* array ) {
  // Get the ID of the thread.
  const int index =
     blockIdx.x * blockDim.x + threadIdx.x:
  if ( index >= size ) {
      return;
   // Perform a task.
  array[ index ] *= 2;
  qpuCode<<< ARRAY SIZE, 1 >>>(
      ARRAY SIZE, array );
```

Error Checking

CERN

- Any CUDA function call can fail!
 - When they do, they tend to fail silently
- You must rigorously check the return codes of CUDA function calls!
 - Most conveniently by setting up a helper macro for it. Which can be as simple as:

```
/// Simple macro to run CUDA commands with
#define CUDA_CHECK( EXP )
    do {
        const cudaError_t ce = EXP;
        if( ce != cudaSuccess ) {
            std::cerr << "Failed to execute: " << #EXP << std::endl; \
            std::cerr << "Reason: " << cudaGetErrorString( ce ) << std::endl; \
            return;
        }
        while( false )</pre>
```

- One big exception is a kernel launch, which returns nothing
 - You must use <u>cudaGetLastError()</u> or <u>cudaPeekLastError()</u> to detect any errors from a kernel launch

Asynchronous Execution



```
// Create a CUDA stream.
cudaStream_t stream = nullptr;
cudaStreamCreate( &stream );
```

- Only mentioning it here to make you interested...
 - This goes a bit beyond what fits into this talk
- In most cases you want your CPU and GPU to work in parallel
 - Executing "heavily branching" code on the CPU, and SIMT code on the GPU
- This is possible by launching memory copies and kernels asynchronously
- Generalising how a multi-threaded software framework can do this efficiently is one of the challenges in the LHC experiments...

Code Management/Building



- Compiling a small program is easy enough in any language
 - However once you want to compile a large project with GPU support, things become a lot more complicated...
- In ATLAS -- and in HEP in general -- we use <u>CMake</u> to build our projects
 - It has excellent built-in support for CUDA. If you write your code in that, your life will be very easy.
 - You can provide CMake's <u>add_library(...)</u> / <u>add_executable(...)</u> / etc. functions with .cu files, and it will compile/link them ~correctly out of the box
 - If your project is "simple enough", you can just tell CMake to build all of your source files with hipcc / dpcpp for ROCm/HIP or oneAPI/SYCL projects
 - However in most cases this is not appropriate. In those cases, for now, you have to tell CMake very explicitly how it should build your source files.

ATLAS, LHC, HEP...

GPUs in ATLAS



- Previous organisational elements were recently merged into HCAF
 - We try to oversee all GPU/FPGA/etc.
 developments in the offline code in this forum
- Development is happening in a few different areas:
 - TDAQ is overseeing tracking and calo clustering developments
 - On the offline side a lot of effort is going into Acts
 - The Machine Learning forum is also becoming more and more active!

Mandate for the Heterogeneous Computing and Accelerators Forum (Updated on 14.1.2021)

Mandate:

The future of computing hardware is uncertain, but one global trend is towards heterogeneous resources and more specifically towards "accelerators": specialized (non-CPU) hardware that enhances performance for certain computations. One of the most obvious examples is the Graphics Processing Unit (GPU), which is adept at highly parallel, low-accuracy computations. Other popular examples include FPGAs and TPUs.

Within ATLAS, discussion and overall planning of work on heterogeneous resources should be within the Heterogeneous Computing and Accelerators Forum (HCAF) which includes efforts from both offline software and TDAQ. The conveners of the forum should maintain a list of high-level milestones towards the adoption of the technologies targeted by development within ATLAS.

The forum should meet at least once a month.

Reporting and Liaisons:

The HCAF conveners report to the ATLAS Computing Coordinator and the TDAQ Project, TDAQ Upgrade Project, and Upgrade Project Leaders. They may appoint liaisons or contacts as needed. They should ensure ATLAS is represented in collaborative forums focused on accelerators, like the HSF accelerators forum.

Term of Office:

The HCAF conveners are appointed by the ATLAS Computing Coordinator and TDAQ Upgrade Project Leader with a renewable one year term normally starting October 1st. At least two conveners are appointed. Between them, responsibilities are split; however, knowledge should be shared such that they can represent each other in case one is unavailable.

GPUs at the LHC



• Every major LHC experiment is actively working on making use of GPUs

- ALICE is ahead of everyone else by having used GPUs in production during LHC Run-2
- CMS and LHCb will use GPUs during LHC Run-3 to varying degrees
- ATLAS will keep GPUs as R&D platforms during LHC Run-3, possibly using them in production in HL-LHC
- CERN IT is actively working on making CERN hosted GPUs available for interactive and batch access
 - With the eventual goal being to be able to log into interactive nodes as easily as logging into lxplus for developing GPU code

GPUs in HEP



- As you may know yourself, detector simulation and event reconstruction will not be the only problems for HL-LHC
 - A big fraction of ATLAS's CPU budget is aimed at event generation. Developments in making use of accelerators in those is very important to all of HEP!
- Upcoming neutrino experiments may use GPUs very efficiently in their event reconstruction
 - That by itself is a very interesting area, but is happening mostly outside of CERN
- Discussions about all of these are taking place in various meetings of the <u>HEP</u>
 <u>Software Foundation</u> and the <u>Compute Accelerator Forum</u>

Additional Resources



• As said already, your best bet is to have a GPU "of your own" to develop code

- But some resources do exist if you don't have one
- Intel DevCloud: Allows you to develop / run your code on Intel's public cluster
- I believed that the <u>NVidia Developer Program</u> membership offered something similar, but it doesn't do it (any longer)
- CERN can already provide GPUs to those who request it, and things should get even easier during this year
- We will be holding an ATLAS GPU Tutorial during 25-28 May
 - <u>https://indico.cern.ch/e/ATLAS_GPU_TRAINING</u>
 - Unfortunately places are all filled up by now. But we will for sure have other tutorials in 2021 as well.
 - Sign up to <u>atlas-sw-accelerators@cern.ch</u> to learn about these amongst the first

Summary



- High Performance Computing will be built on "accelerators" for the foreseeable future
 - Learning how to write HEP code for them is a necessity
- Both the hardware and the software is evolving very rapidly
 - For "smaller" projects this should not be too much of a problem. But in projects like ATLAS's offline software, we need to be very careful which programming model we start using.
- NVidia is king both with its hardware and software at the moment
 - AMD is developing its hardware very well, it may compete with NVidia on that front soon
 - Intel is very active in its software developments. They will likely strongly affect the future of the ISO C++ standard.
- If you are in ATLAS, and are interested in becoming involved in these software developments, contact us on <u>atlas-sw-accelerators@cern.ch</u>! :



http://home.cern